Abstract. The recent development of silicon carbide complimentary metal-oxide-semiconductor (CMOS) is a key enabling step in the realisation of low power circuitry for high-temperature applications, such as aerospace and well logging. This paper describes investigations into the properties of the gate dielectric as part of the development of the technology to realise monolithic fabrication of both n and p channel devices. A comparison of the oxide quality of the silicon carbide CMOS transistors is performed to examine the feasibility of this technology for high-temperature circuitry.
Introduction
The wide bandgap of silicon carbide makes its suitable for high-temperature integrated circuits, potentially operating up to 450 o C [1] . It is an ideal solution for MOS devices for high-temperature use as it is the only wide bandgap semiconductor that produces SiO 2 as its native oxide, and it can be produced through thermal oxidation, which is known to produce superior dielectric properties for MOS applications similar to the already advanced silicon technology.
This paper compares the characteristics of two field effect transistors with similar width and identical gate lengths. Both devices have a gate length of 1.5 µm and the p and n channel device have widths of 1600 µm and 2000 µm respectively. As the devices have similar dimensions and were fabricated on the same die a direct comparison can be made.
Experimental
The CMOS test structures analysed within this paper and described in [2] were fabricated on a 100 mm, Si face, 4° off axis, 4H SiC n + wafer with a doped epitaxial layer. N and p type wells and the source and drain regions were formed by ion implantation. The implants were annealed at high temperature with the surface protected by a carbon cap. A thick field oxide and a thin gate dielectric region were then formed followed by doped polysilicon gate electrodes. Nickel based contacts were then formed on the doped regions and a refractory metal interconnect was deposited and patterned. Next a thin Nickel top layer was applied to protect the pads from oxidation during probe testing at elevated temperatures. Finally an oxide layer was deposited for final passivation and scratch protection and openings were made for bond pads. A simplified cross section of the device is shown in Fig. 1 . The device performance and particularly the oxide performance have been investigated by means of Current-Voltage measurements and Capacitance-Voltage measurements performed at 100kHz using a Keithley 4200 parameter analyser.
Results and discussion
Parameters extracted from both devices are shown in Table 1 . The threshold voltage (V T ) was calculated using the saturation extrapolation technique [3] , from the data shown in Figures 2 and 3 . As shown in the table the pFET has a slightly greater threshold voltage than the nFET over the temperature range. The lower V T observed for the nFET can be attributed to V T being dependent on the oxide capacitance (C ox ), at 50 o C this is 3.50 pF and 2.82 pF for the nFET and pFET, respectively. Therefore a lower C ox for the pFET leads to a greater V T . The minor difference in C ox between the devices, shown in Table 1 , can be attributed to the variation in the equivalent oxide thickness (t eq ) of each device, 34 nm for the nFET and 42 nm for the pFET. This relationship is shown in the way theoretical V T is calculated. Theoretical V T is calculated using;
where V FB is the theoretical flat band voltage, ∅ ௦ the surface potential, q the electron charge, K S the semiconductor dielectric constant, ߝ the permittivity of free space, N A the doping concentration and V BS the substrate-source voltage. The lower C ox found in the p channel devices has been witnessed repeatedly across a large range of devices with varying dimensions, however, further investigation is required to explore the cause of this response.
A plot of drain current (I D ) against gate voltage (V G ) over the temperature range of 25 °C to 300 °C is shown for each device in Fig. 2 and 3 . The arrow in each figure shows the increase of I D with temperature for the devices. This also shows that the transconductance (g m ) in both devices increases with temperature. This increase in g m has been observed previously in both SiC and Si devices [4, 5] and is due to electrons being thermally activated from interface traps close to the conduction band edge. A small positive increase in V T with temperature was observed for both devices. Further analysis is necessary to establish the cause, however the amount of shift with temperature is still much lower than the negative shifts that have been witnessed previously [6] . The Hill-Coleman method [7] , as given by Equation 2, was used to establish the interface trap density (D IT ) at midgap.
Where e is the electron charge, A the area of the device, ω the angular frequency, G m,max the maximum conductance in the conductance-voltage plot with its corresponding capacitance (C m ) and C ox the oxide capacitance. This technique was used as it gives the same order of magnitude for D IT , in comparison with the conduction technique [8] and, as this was an initial study, was only used to identify trends in the data. As the temperature increased, the maximum conductance lowered in both devices. The data for the nFET is shown in Figure 6 . This reduction in conductance indicates a reduction in interface trap density (D IT ). The reduction of D IT with temperature is shown in Figure 7 . Theoretically, as shown in figure 8 , D IT reduces with temperature due to the Fermi level moving towards the midgap with temperature due to the increase in intrinsic carrier concentration, related to the reduction in bandgap [9] . Therefore, there are fewer filled interface traps at elevated temperatures, resulting in the observed reduction in D IT [10] . The different reductions in D IT leads to the assumption that there are differing distributions of interface traps close to midgap for oxides grown on n-type and p-type well structures. The total charge in the oxide layers (Q T ) is calculated from the observed flat band shift of the capacitance data from the theoretical values, giving -22 µC/cm 2 for the nFET and 11.5 µC/cm 2 for the pFET at room temperature. Both devices exhibit a stable Q T with temperature due to the constant flat band shift across the temperature range. This shows that a stable, high quality oxide layer has been formed on both the n and the p channel device. Total oxide charge is made up of fixed charge (Q f ), oxide trapped charge (Q ox ) and mobile oxide charge (Q m ). The consistent Q T suggests that Q f , Q ox and Q m are also consistent at varying temperatures, although further analysis is necessary to explore the charge mechanisms that are occurring within the device.
Conclusion
The results demonstrate the viability of producing SiC CMOS structures using a common gate oxide layer, based on a commercially manufacturable process, which are suitable for high temperature operation. The results verify that both p and n channel devices operate reliably at elevated temperatures. Although they are not completely consistent with one another due to the differing characteristics of a majority hole or majority electron devices, they both retain their characteristics over the entire temperature range. The consistent C ox and Q T , and the minor change in V T at elevated temperatures show that the structures are both stable at higher temperatures and therefore are a viable solution for circuitry that needs to operate in a high temperature environment.
